ARM Cortex Architecture
I have multiple questions to ask about the ARMv7-A architecture for
Cortex-A9 CPU.
1) How wide the instruction bus is?
2) How many instructions are fetched in parallel?
3) Are L1, L2 cache and main memory buses all the same width?
Thanks in advance.
No comments:
Post a Comment